CC2480
Bytes:
2
1
0 to 20
n
2
MAC
Layer
Frame
Control Field
(FCF)
Data
Sequence
Number
Address
Information
Frame payload
Frame Check
Sequence
(FCS)
MAC Header (MHR)
MAC Payload
MAC Footer
(MFR)
PHY
Layer
Bytes:
4
Preamble
Sequence
1
Start of frame
Delimiter
(SFD)
1
Frame
Length
5 + (0 to 20) + n
MAC Protocol
Data Unit
(MPDU)
Synchronisation Header
(SHR)
PHY Header
(PHR)
PHY Service Data Unit
(PSDU)
11 + (0 to 20) + n
PHY Protocol Data Unit
(PPDU)
Figure 13: Schematic view of the IEEE 802.15.4 Frame Format [1]
10.4 Synchronization header
The synchronization header (SHR) consists of
A synchronization
header
is
always
the preamble sequence followed by the start of
transmitted first in all transmit modes.
frame delimiter (SFD). In [1], the preamble
sequence is defined to be four bytes of 0x00.
The SFD is one byte, set to 0xA7.
10.5 MAC protocol data unit
In receive
sequence
frequency
used
mode CC2480 uses the preamble
for symbol synchronization and
offset adjustments. The SFD is
for byte synchronization.
The FCF, data sequence number and address
information follows the length field as shown in
Figure 13. Together with the MAC data
payload and Frame Check Sequence, they
form the MAC Protocol Data Unit (MPDU).
The format of the FCF is shown in Figure 14.
Please refer to [1] for details.
Bits: 0-2
Frame
Type
3
Security
Enabled
4
Frame
Pending
5
Acknowledge
request
6
Intra
PAN
7-9
Reserved
10-11
Destination
addressing
12-13
Reserved
14-15
Source
addressing
mode
Figure 14: Format of the Frame Control Field (FCF) [1]
10.6 Frame check sequence
mode
A 2-byte frame check sequence (FCS) follows
the last MAC payload byte as shown in Figure
13. The FCS is calculated over the MPDU, i.e.
the length field is not part of the FCS.
The FCS polynomial is [1]:
x 16 + x 12 + x 5 + 1
The CC2480 hardware implementation is
shown in Figure 15. Please refer to [1] for
further details.
In transmit mode the FCS is appended at the
correct position defined by the length field.
The most significant bit in the last byte of each
frame is set high if the CRC of the received
frame is correct and low otherwise.
Data
input
(LSB
first)
r0
r1
r2
r3
r4
r5
r6
r7
r8
r9
r10
r11
r12
r13
r14
r15
Figure 15: CC2480 Frame Check Sequence (FCS) hardware implementation [1]
CC2480 Data Sheet SWRS074
Page 32 of 43
相关PDF资料
CDJB3 JUNCTION BOX COLORDRV 1/IN 3/OUT
CEA-06-062UR-350 STRAIN GAGE 350 OHM RECT
CEA-06-062UT-350 STRAIN GAGE 350 OHM TEE
CEA-06-062UW-350 STRAIN GAGE 350 OHM LINEAR
CEA-06-062WT-350 STRAIN GAGE 350 OHM TEE
CEA-06-125UN-350 STRAIN GAGE 350 OHM LINEAR
CEA-06-125UR-350 STRAIN GAGE 350 OHM RECT
CEA-06-125UT-350 STRAIN GAGE 350 OHM TEE
相关代理商/技术参数
CC2480A1RTCR 功能描述:射频微控制器 - MCU Z-Accel 2.4 GHz Zig Bee Processor RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:Si100x 数据总线宽度:8 bit 最大时钟频率:24 MHz 程序存储器大小:64 KB 数据 RAM 大小:4 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LGA-42 安装风格:SMD/SMT 封装:Tube
CC2498-000 功能描述:集管和线壳 MTCPQKT1R2SFDD RoHS:否 产品种类:1.0MM Rectangular Connectors 产品类型:Headers - Pin Strip 系列:DF50 触点类型:Pin (Male) 节距:1 mm 位置/触点数量:16 排数:1 安装风格:SMD/SMT 安装角:Right 端接类型:Solder 外壳材料:Liquid Crystal Polymer (LCP) 触点材料:Brass 触点电镀:Gold 制造商:Hirose Connector
CC24BODKCV3SRD302Q250M 制造商:Ferraz Shawmut 功能描述:
CC24BODKCV3SRE300Q100M 制造商:Ferraz Shawmut 功能描述:
CC24BODKCV3SRE300Q20M 制造商:Ferraz Shawmut 功能描述:
CC24BODKCV3SRE300Q63M 制造商:Ferraz Shawmut 功能描述:
CC24BODKCV3SRF302Q400M 制造商:Ferraz Shawmut 功能描述:
CC-24K2-CP 功能描述:MODEM 2400BAUD PARALLEL 3.3V RoHS:否 类别:集成电路 (IC) >> 接口 - 调制解调器 - IC 和模块 系列:- 标准包装:25 系列:- 数据格式:V.21,V.22,V.23,V.29,V.32,V.34,V.90,V.92,Bell 103,Bell 212A 波特率:33.6k 电源电压:3.3V 安装类型:- 封装/外壳:- 供应商设备封装:- 包装:托盘 配用:591-1013-ND - KIT DEV SOCKETMODEM PARALLEL591-1009-ND - KIT DEV SRL SOCKETMODEM UNIVERSL 其它名称:MT5656SMI-P-V-34.R2-SPMT5656SMI-P-V-34.R2-SP-NDQ4711574